

[*INTEGRATED CIRCUIT PACKAGE AND METHOD OF MANUFACTURE*]

Abstract of Disclosure

An integrated circuit package and a method of manufacturing the package. A silicon chip is attached to the surface of a substrate or attached to the bottom surface of a cavity in the substrate so that the active surface of the chip is exposed. One or more build-up circuit structures are formed over the substrate. Each build-up circuit structure has at least one insulation layer, at least one patterned circuit layer and a plurality of via openings with conductive material therein so that bonding pads on the active surface of the chip connect electrically with the patterned circuit layer through the vias. To form a ball grid array package, solder balls may also be attached to the solder ball pads on the patterned circuit layer so that the bonding pads on the chip are electrically connected to an external circuit through the build-up circuit structure and the solder balls.

Figures

Figure 1: A line graph showing the relationship between the number of figures and the number of pages. The x-axis is labeled 'Number of Figures' and ranges from 0 to 10. The y-axis is labeled 'Number of Pages' and ranges from 0 to 10. The data points are as follows:

Number of Figures	Number of Pages
0	0
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10